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Abstract—Fundamental theory on battery-powered cyber-
physical systems (CPS) calls for dynamic models that are able
to describe and predict the status of processors and batteries at
any given time. We believe that the idealized system of single
processor powered by single battery (SPSB) can be viewed as
a generic case for the modeling effort. This paper introduces a
dynamic model for multiple aperiodic tasks on a SPSB system
under a scheduling algorithm that resembles the rate monotonic
scheduling (RMS) within finite time windows. The model contains
two major modules. The first module is an online battery capac-
ity model based on the Rakhmatov-Vrudhula-Wallach (RVW)
model. This module provides predictions of remaining battery
capacity based on the knowledge of the battery discharging
current. The second module is a dynamical scheduling model
that can predict the scheduled behavior of tasks within any finite
time window, without the need to store all past information about
each task before the starting time of the finite time window.
The module provides a complete analytical description of the
relationship among tasks and it delineates all possible modes of
the processor utilization as square-wave functions of time. The
two modules i.e. the scheduling model and the battery model are
integrated to obtain a hybrid scheduling model that describes
the dynamic behaviors of the SPSB system. Our effort may
have demonstrated that through dynamic modeling, different
components of CPS may be integrated under a unified theoretical
framework centered around hybrid systems theory.
I. INTRODUCTION
Modern society is characterized by the pervasive applica-
tions of embedded computing systems powered by batteries.
Use of batteries endows computing systems with mobility that
is appreciated by consumers, industries and governments. Cell
phones, portable music/video players, and unmanned airplanes
flying over a battle zone are among the most noticeable
applications. Computing systems supported by batteries are
usually designed following specialized guidelines to reduce
power consumption, achieving lower maintenance and longer
operation time.
Despite of the great achievements in battery-powered com-
puting, better theoretical understandings of the interactions
between computing systems and batteries will be appreciated
by applications where power is very limited or battery life is a
dominant constraint on systems design. One such application
is in underwater robotics, where missions may last more than
a year. Although appear to be simple, batteries are complex
physical-chemical systems. Hence fundamental research in
battery powered embedded computing systems may be viewed
as part of the evolving cyber-physical systems (CPS) theory
(c.f. recent publications [1], [2], [3], [4], [5], [6]) that aims
to develop novel foundations to understand complex physical
systems controlled by modern computers.
The complexity of battery discharging behaviors is noticed
in literature e.g. [7], [8]. Battery modeling aims to simulate
these behaviors by computational models [9], [10]. To support
theoretical cyber-physical systems design, a class of analytical
models are desired. This is because comparing to physical
[11], empirical [12], and circuit based [13], [14] models,
analytical models are theoretically tractable while providing
sufficient accuracy.
The interactions between batteries and computing systems
have been studied by some researchers. Power consumption
of computing devices is proportional to V 2DD [15], hence can
be reduced by dynamic voltage scaling (DVS). Yao et al. [16]
propose one of the first DVS-aware scheduling algorithms.
Rowe et. al. [17] proposed a scheduling method to combine
idle period of tasks so that the processor can be put to sleep
to save power. Some recent results on power management in
sensor network applications are presented by Ren et. al. [18].
In these works the behaviors of batteries are simplified as
ideal voltage sources whose life only depends on the average
discharge current. The approach taken by Jiong et. al. [19],
[20] uses an empirical battery model and assumes known
battery discharge profiles for computing tasks.
We believe that a dynamic model needs to be established
that is able to predict battery capacity based on the discharge
current determined by a feedback control law or feedback
scheduling algorithm. The magnitude and pulse width of
such discharge current can not be determined beforehand.
Therefore, in previous work [21], we introduce a dynamic
battery model that describes the variations of the capacity of
a battery under time varying discharge current. This model is
input-output equivalent to the Rakhmatov-Vrudhula-Wallach
(RVW) model proposed by Rakhmatov et. al. [22] which
has been shown to agree with experimental results and has
demonstrated high accuracy in battery capacity prediction and
battery life estimation. Besides the accuracy, the RVW model
is also simple to use. It can characterize any general battery
with only two parameters α and β, which can be estimated
by a experimental method introduced in [22]. However, the
application of the RVW model requires that the discharge
current, as a function of time, is known. Our dynamic model
2allows battery capacity prediction for feedback control laws
and online scheduling algorithms.
This paper is inspired by the need to completely describe
the possible battery discharge profiles for a processor that is
running a finite number of aperiodic real-time tasks. Knowing
such a discharge profile allows us to predict remaining battery
capacity at any given moment without seeking the help from
simulation programs. We found that the problem can only be
solved by establishing a dynamic model that integrates both
battery models and task scheduling models. However, we are
unable to find existing models from the literature that fits in
such requirements.
Therefore, we start our modeling effort by considering a
single processor single battery (SPSB) model. This model
may appear naive. However, we find it is very challenging
to establish a complete analytical description for the behav-
iors of multiple tasks. Readers in doubt about this difficulty
may consider giving an explicit mathematical formula for
the processor utilization plots generated by real-time systems
simulation tools such as the TrueTime [23]. Such difficulty
has been mostly avoided by the works on schedulability [24],
[25], [26] because only the worst case scenario, which are the
critical time instances, are considered.
With the help from hybrid systems theory evolving in the
control community [27], [28], we obtain a class of hybrid
dynamical systems models that are able to describe the battery
discharge profile when multiple independent aperiodic tasks
are scheduled under a fixed priority scheduling algorithm on
a single processor. When integrated with the dynamic battery
model, theoretical predictions of battery capacity for an SPSB
system can be produced online at any given time. Comparing
to the literature reviewed, we believe our contribution is novel
and may provide foundation for developing novel battery
aware scheduling for cyber-physical systems.
The paper is organized as follows. Section III describes the
SPSB system we investigate. Section II introduces a dynamic
battery model that is used to determine the remaining battery
capacity. Section IV derives the dynamic models for two
aperiodic tasks on a single processor. The dynamic model
also enables us to find analytic descriptions of the processor
utilization waveforms in Section V. Section VI extend the
conclusion of two tasks to multiple tasks. The models are
verified and demonstrated by simulations in Section VII.
Conclusions are provided in Section VIII.
II. A DYNAMIC BATTERY MODEL
In this section, we briefly review the dynamic battery model
established in our recent work [21] as a workshop paper. We
model the discharge dynamics within one discharge cycle of
(possibly rechargeable) batteries. The discharge cycle starts
when a battery is fully charged and ends when the battery can
not support the demand for discharge current; no recharging
is allowed during the cycle. According to battery and VLSI
design literature e.g. [7], [8], the discharge current is supported
by the change of concentration of electrolytes near the elec-
trodes of a battery. When the concentration at the electrodes
drops below a certain threshold, a battery fails to support
discharge current, causing failure to devices it supports. At
this moment, the discharge cycle has to stop and the battery
needs to be recharged or replaced. Note that there may be a
significant amount of electrolytes left when a discharge cycle
ends. When the battery is discharged under a pulsed discharge
current, during the idle time when current is interrupted, the
diffusion process increases electrolyte concentration at the
electrodes. This produces the recovery effect that makes the
battery appears to have regained portions of its capacity.
The Rakhmatov-Vrudhula-Wallach (RVW) model in [22] is
derived from solving the diffusion equations governing the
electrolytes motion within a battery. The model captures the
recovery effect effectively. As mentioned in the introduction,
in order to use the RVW model for CPS design, we derived
a dynamic model that is input-output equivalent to the RVW
model. The key improvement is to introduce a set of state
variables, denoted by x = [x0, x1, ..., xm] where m is chosen
according to accuracy requirement. In most cases, m ≤ 10 is
accurate enough. Then the dynamic model is given by a linear
system:
x˙ = Ax+ bi(t)
y = c′x. (1)
Here, the matrix A is a diagonal matrix i.e. A =
diag{0,−λ1, ...,−λm} where λj = β ∗ j2 for j = 1, 2, ...,m.
The input i(t) > 0 is the discharge current. The vector
b = 1
α
[1, 2, 2, ..., 2]′ and the vector c = [1, 1, 1, ..., 1]′.
As mentioned in the introduction, α and β characterize a
battery and they can be estimated by the experimental method
introduced in [22]. The output variable y measures the total
capacity loss for a battery. It contains two parts, the permanent
capacity loss represented by x0, and the temporary capacity
loss measured by x1, x2, ..., xm. At the beginning of the
discharge cycle the initial condition for x is the zero vector,
hence y = 0. When y = 1, the discharge cycle ends. The first
state variable x0 is the integration of the discharge current
i(t), hence is the effective discharge delivered to the circuits
outside the battery. One can see that the actual discharge y
contains more than x0. The states x1, x2, ..., xm are temporary
capacity losses that are always positive since i(t) ≥ 0. Under
an impulsive current, when i(t) = 0, xj(1 ≤ j ≤ m)
decreases because −λj < 0. This captures the recovery effect.
More details about this model and results regarding optimal
discharge profiles are presented in our work [21].
III. SCHEDULED BEHAVIORS OF APERIODIC TASKS
In this paper, we consider the case where aperiodic tasks
with hard deadlines scheduled on a SPSB system. Tasks are
scheduled using the following scheduling algorithm: the tasks
with shorter request intervals are assigned higher priorities,
and the higher priority tasks can preempt the lower priority
tasks. We are interested in the scheduled behaviors of
τ1, ..., τN within a finite time window, which starts from t0
with length L. t0 can be any time instant. Since the request
intervals of aperiodic tasks are not constant, the priority
assignments among aperiodic tasks may change during the
finite time window. To avoid such cases, we enforce the
following assumptions on the length of time window L.
3Assumption 3.1: Within [t0, t0 + L], the maximum request
interval of τi is smaller than the minimal request interval of
τi+1, where i is selected such that the priority of τi is always
higher than the priority of τi+1.
When t0 changes, the length of time window and the priority
assignments may change as well.
Assumption 3.2: We assume that for any time instant t,
there exists t0 and L such that Assumption 3.1 is satisfied.
Assumption 3.1 guarantees coherence in priority assign-
ments during the finite time window starting from t0. As-
sumption 3.2 guarantees that there is no gap between the
proper time windows. It is of course trivial to see that periodic
tasks satisfy these assumptions within [t0, t0 +L]. In fact, the
scheduling algorithm becomes the Rate Monotonic Scheduling
(RMS) when the time window L goes to infinity. Our main
goal here is to model the behaviors of the tasks, not proposing
a new scheduling algorithm.
Since such an modeling effort has not been performed
in previous literature, we need to introduce new notations
that depict the task behaviors. Suppose τα is an independent
aperiodic task. We use tα(n) to denote the request time of
the n-th instance of τα; Cα(n) to denote the computing time
of the n-th instance of τα; and Tα(n) to denote the request
interval of the n-th instance of τα, which is defined to be the
interval between the request time of the n-th instance of τα,
and the request time of the (n+ 1)-th instance of τα, i.e. we
have Tα(n) = tα(n+ 1)− tα(n).
Regardless of the choice of t0, the scheduled behaviors of
τ1, ..., τN within [t0, t0 + L] is affected by both the tasks
requested within [t0, t0 + L] and the tasks requested before
t0. To predict the scheduled behaviors within [t0, t0 + L]
by real-time simulation tools such as Truetime, we have to
know all task information within [0, t0+L] and simulate from
time 0. However, keeping all task information is costly in the
real application and simulating from the beginning is time
inefficient. We discover that this problem can be solved by
using a dynamical model, instead of storing a large amount of
data, we just need to update the value of some state variables.
Furthermore, the dynamic model is able to determine the state
of the processor at any given time within [t0, t0 + L].
We develop a recursive algorithm to determine the state
of the processor for multiple aperiodic tasks. Our goal is to
find out when the processor is occupied within [t0, t0 + L].
The result is a function of time Φ : t → {0, 1} where for
t ∈ [t0, t0+L], Φ(t) = 0 if the processor is free, and Φ(t) = 1
if the processor is busy.
Furthermore, we assume that when Φ(t) = 1, a constant
current will be drawn from the battery and when Φ(t) = 0,
the current vanishes. For simplicity, we ignore the possible
power difference among tasks and the transients in the battery
discharge current. If Φ(t) is known, we are able to describe
the current i(t) drawn from the battery by the processor. And
then, using the dynamic battery model, we are able to predict
the remaining battery capacity.
IV. A DYNAMIC SCHEDULING MODEL FOR TWO TASKS
In this section, we establish a dynamic model for the
scheduled behaviors of two independent aperiodic tasks on a
single processor within [t0, t0 + L]. Later in this paper, we
will develop a recursive algorithm to extend the model to
multiple tasks. Consider two tasks τα and τβ , where α = 1 and
β = 2, scheduled under the scheduling algorithm introduced
in Section III. Suppose Assumptions 3.1 and 3.2 are satisfied,
we have the following claim:
Claim 1: τα is assigned higher priority than τβ within
[t0, t0 + L].
There is at most one instance of τβ requested within each
request interval of τα.
We determine a set of ”state variables” that completely
determine the scheduled behavior of τα and τβ at any given
time within [t0, t0 + L]. Then transition rules between these
states from the current time to all future times are described
by a set of nonlinear difference equations.The work presented
in this section centered around these two themes—states and
transition rules.
A. Exploring Task Relationship
In this subsection, we model the dynamics for the request
time of τα and τβ , and explore task relationship between τα
and τβ .
We first select the request time of τα and τβ as two state
variables. Within the finite time window, tα(n) and tβ(m)
satisfies the following equations{
tα(n+ 1) = tα(n) + Tα(n)
tβ(m+ 1) = tβ(m) + Tβ(m)
(2)
where n and m are the index numbers for the instances of τα
and τβ requested within the finite time window. For example,
if τα has a fixed period, n ranges from 1 to ⌊L/T1⌋ where T1
is the period for τα; and if τβ has a fixed period T2, m ranges
from 1 to ⌊L/T2⌋.
Next, we explore task relationship between τα and τβ by
introducing another two state variables y(n) and z(n) . y(n)
helps describe the request time of the first instance of τβ
requested after the n-th instance of τα, which is denoted by
tβ(y(n)). The value of y(n) indicates the index numbers for
the instances of τβ requested within the finite time window. If
τβ has fixed period T2, then y(n) ranges from 1 to ⌊L/T2⌋.
z(n) describes the phase difference between the request time
of the n-th instance of τα, and the request time of the y(n)-th
instance of τβ , i.e.
z(n) = tβ(y(n)) − tα(n). (3)
To determine the transition rules for y(n) and z(n) from n
to n+ 1, we need to consider two cases.
Case 1 This case happens when the phase difference
satisfies
0 ≤ z(n) < Tα(n) (4)
In this case, the y(n)-th instance of τβ is requested within
[tα(n), tα(n+1)]. Thus, the y(n)-th instance of τβ is the last
instance of τβ requested before tα(n+1). On the other hand,
since y(n+ 1) is defined to be the index number for the first
instance of τβ requested after tα(n+1), the {y(n+1)−1}-th
4instance of τβ is also the last instance of τβ requested before
tα(n+ 1). Therefore, we have
y(n+ 1)− 1 = y(n) (5)
In this case, z(n) will update in the following ways
z(n+ 1) = tβ(y(n+ 1))− tα(n+ 1)
= tβ(y(n) + 1)− tα(n+ 1)
= z(n) + Tβ(y(n))− Tα(n)
where (2), (3) and (5) have been applied. This implies that
the phase difference between the two tasks has increased by
Tβ(y(n))− Tα(n).
Case 2 This case happens when the phase difference
satisfies
z(n) ≥ Tα(n)
In this case, the y(n)-th instance of τβ is requested after
tα(n+1). Thus, the y(n)-th instance of τβ is the first instance
of τβ requested after tα(n+1). On the other hand, the y(n+1)-
th instance of τβ is also defined to be the first instance of τβ
requested after tα(n+ 1). Therefore, we have
y(n+ 1) = y(n) (6)
In this case, z(n) will update in the following ways
z(n+ 1) = tβ(y(n+ 1))− tα(n+ 1)
= tβ(y(n))− tα(n+ 1)
= z(n)− Tα(n).
It can be seen that the phase difference decreases by Tα(n).
In summary, y(n) and z(n) are described by the following
equations:
y(n+ 1) =
{
y(n) + 1 if 0 ≤ z(n) < Tα(n)
y(n) if z(n) ≥ Tα(n)
(7)
z(n+ 1) =


z(n) + Tβ(y(n))− Tα(n)
{if 0 ≤ z(n) < Tα(n)}
z(n)− Tα(n)
{if z(n) ≥ Tα(n)}
(8)
B. Modeling the residue
The state of processor after a given time point will be
affected by the instances of τα and τβ requested before the
given time point. To track the status of τα and τβ , we introduce
a term called the residue. The residue P (n) is defined to
be the amount of time that is needed after the time instant
tα(n) to finish computing the last instance of τβ requested
before tα(n). More specifically, since the y(n)-th instance of
τβ is defined to be the first instance of τβ requested after
tα(n), the {y(n) − 1}-th instance of τβ is the last instance
of τβ requested before tα(n). As a result, P (n) describes the
remaining time needed to finish computing the {y(n)− 1}-th
instance of τβ after tα(n). This P (n) will be another state
variable, in addition to tα(n), tβ(n), y(n) and z(n). We also
introduce an auxiliary variable R(n) that describes how much
time within the interval of [tα(n), tα(n+1)] can be allocated
to compute the last instance of τβ requested before tα(n), i.e.
the {y(n)− 1}-th instance of τβ , .
To determine the value of R(n), we need to consider two
possibilities.
1) If
0 < P (n) ≤ Tα(n)− Cα(n), (9)
which implies that the execution of the {y(n) − 1}-th
instance of τβ is finished within [tα(n), tα(n+1)], then
R(n) = P (n).
2) If
P (n) > Tα(n)− Cα(n), (10)
which implies that the execution of the {y(n) − 1}-
th instance of τβ cannot be finished before tα(n + 1),
then the idle time of processor within the interval of
[tα(n), tα(n+1)] will be allocated to compute τβ . Thus,
R(n) = Tα(n)− Cα(n).
As a summary, we have
R(n) = min{Tα(n)− Cα(n), P (n)}. (11)
We can see that R(n) solely depends on P (n), but R(n)
will be more convenient to use to derive processor utilization
waveforms in Section V.
Next, we determine the transition rules for P (n). There are
two cases to consider.
Case 1: the phase variable z(n) satisfies
0 ≤ z(n) < Tα(n) (12)
which implies that the y(n)-th instance of τβ is requested
within [tα(n), tα(n+ 1)], as illustrated by Fig. 1.
Fig. 1. Case 1. The y(n)-th instance of τβ is requested within [tα(n), tα(n+
1)]
.
In Fig. 1, we can see that if 0 ≤ z(n) < Cα(n), then
the execution of the y(n)-th instance of τβ will start from
tα(n) +Cα(n) since the execution of the n-th instance of τα
will postpone the y(n)-th instance of τβ . If Cα(n) ≤ z(n) <
Tα(n), then the execution of the y(n)-th instance of τβ will
start from tα(n) + z(n). Thus, the execution of the y(n)-th
instance of τβ will start from
max{tα(n) + Cα(n), tα(n) + z(n)}.
The time allocated for the execution of the y(n)-th instance
of τβ within [tα(n), tα(n+ 1)] is,
tα(n+ 1)−max{tα(n) + Cα(n), tα(n) + z(n)}
= Tα(n)−max{Cα(n), z(n)} (13)
5Therefore, the residue for the y(n)-th instance of τβ to be
computed after tα(n+ 1) is
Cβ(y(n))− (Tα(n)−max{Cα(n), z(n)}). (14)
The value of P (n+ 1) can not be negative. Therefore
P (n+1) = max{0, Cβ(y(n))−(Tα(n)−max{Cα(n), z(n)})}.
(15)
Case 2: When the phase variable z(n) satisfies
z(n) ≥ Tα(n) (16)
which implies that the y(n)-th instance of τβ is requested after
tα(n+1), the {y(n)−1}-th instance of τβ is requested before
tα(n), and no instance of τβ is requested within [tα(n), tα(n+
1)], as illustrated by Fig. 2 .
Fig. 2. Case 2. The y(n)-th instance of τβ is requested after tα(n + 1)
In this case, the {y(n) − 1}-th instance of τβ is the last
instance of τβ requested before tα(n). By definition, we know
that P (n) describes the remaining time to compute the {y(n)−
1}-th instance of τβ after tα(n). In addition, the {y(n)−1}-th
instance of τβ is also the last instance of τβ requested before
tα(n+ 1) and thus P (n+ 1) describes the remaining time to
compute the {y(n)− 1}-th instance of τβ after tα(n+ 1).
From Fig. 2, we can see that the time that can be allocated to
compute the {y(n)−1}-th instance of τβ within [tα(n), tα(n+
1)] is Tα(n) − Cα(n). Therefore, the remaining time for the
{y(n)− 1}-th instance of τβ to be computed after tα(n) is
P (n)− (Tα(n)− Cα(n)).
Thus the value of P (n+ 1) is given by the following:
P (n+ 1) = max{0, P (n)− (Tα(n)− Cα(n))}. (17)
According to (15) and (17), we can draw a conclusion on
the transition rules for the state variable P (n) from n to n+1.
P (n+ 1) =


max{0, Cβ(y(n))− (Tα(n)
−max{Cα(n), z(n)})}
if 0 ≤ z(n) < Tα(n)
max{0, P (n)− (Tα(n)− Cα(n))}
if z(n) ≥ Tα(n)
(18)
C. Initialization of State Variables
In this subsection, we will discuss the initialization of the
state variables within [t0, t0 + L].
Suppose tα and tβ is the request time of the first instance
of τα and τβ requested within [t0, t0 + L] , Pα and Pβ is the
residue for the last instance of τα and τβ requested before t0
to be computed after t0. Pα and Pβ need to be retrieved from
the memory of the system.
We always assume that tα(1) = t0. If t0 6= tα, we will
model a new instance of τα as the first instance of τα requested
within [t0, t0 + L]. The new instance has the following task
characteristics:
tα(1) = t0 Cα(1) = Pα Tα(1) = tα(1)− t0. (19)
According to the definition of tβ , P , y and z, we have
tβ(1) = tβ y(1) = 1 z(1) = tβ(1)− tα(1) P (1) = Pβ
As we can see, the residue P serves to connect the state of
processor before t0 with the state of processor within [t0, t0+
L]. Our model has the advantage over the classical scheduling
analysis because instead of storing for all task behaviors made
before t0, we only need to record the residue of each task and
to start the model. Therefore, we can analysis the scheduled
behaviors of tasks starting from any time and within any finite
time window as long as Assumptions 3.1 and 3.2 are satisfied.
V. PROCESSOR UTILIZATION WAVEFORM OF TWO TASKS
Suppose τα and τβ are schedulable. With the states and
transition rules for the scheduling algorithm determined, we
compute a function Φ(t) that describes the states of the pro-
cessor as either free (Φ(t) = 0) or busy (Φ(t) = 1). To achieve
this goal, we study the states of processor within each request
interval of τα, i.e. [tα(n), tα(n+ 1)]. The result is a function
of time Φn: t → {0, 1} where for t ∈ [tα(n), tα(n + 1)],
Φn(t) = 0 if the processor is free, and Φn(t) = 1 if the
processor is busy. If Φn(t) is known for all n, we are able
to describe Φ(t) within [t0, t0 + L]. Note that we ignore the
scheduling transients that may exist for the processor, then the
graph of such a function resembles a square wave. Although
the space of possible square wave functions on a compact
interval is infinite dimensional, we find that for the scheduling
policy introduced in Section III, the waveforms only have two
modes.
Case 1 This describes the mode when the phase variable
z(n) satisfies
0 ≤ z(n) < Tα(n), (20)
which implies that the y(n)-th instance of τβ is requested
within [tα(n), tα(n) + Tα(n)].
There are two subcases.
Case 1.1: If the phase variable z(n) satisfies
0 ≤ z(n) < Cα(n), (21)
which implies that the y(n)-th instance of τβ is requested
while the processor is computing τα, i.e. tβ(y(n)) ∈
[tα(n), tα(n) + Cα(n)], as illustrated by the left picture in
Fig. 1.
It can be observed in Fig. 1 that
Φn(t) = 1 if t ∈ [tα(n), tα(n) + Cα(n)] . (22)
The {y(n) − 1}-th instance of τβ must have been finished
before tα(n) as a result of schedulability requirements. Thus,
R(n) = 0. In order to derive a unified formula for Φn later,
we notice that (22) can be rewritten as
Φn(t) = 1 if t ∈ [tα(n), tα(n) + Cα(n) +R(n)] . (23)
6The execution of the y(n)-th instance of τβ will start from
tα(n) + Cα(n). The finishing time of the y(n)-th instance of
τβ within [tα(n), tα(n+ 1)] have two possibilities:
1) If
Cβ(y(n)) < Tα(n)− Cα(n) (24)
which implies that the execution of τβ will be finished
before tα(n+ 1), then
Φn(t) = 1 if
t ∈ [tα(n) + Cα(n), tα(n) + Cα(n) + Cβ(y(n))] .
(25)
2) If
Cβ(y(n)) ≥ Tα(n)− Cα(n) (26)
which implies that the execution of τβ will occupy the
idle time of processor within the interval [tα(n), tα(n+
1)], then
Φn(t) = 1 if
t ∈ [tα(n) + Cα(n), tα(n) + Cα(n) + (Tα(n)− Cα(n))] .
(27)
As a summary, the execution time of the y(n)-th instance
of τβ during [tα(n), tα(n+ 1)] is
Φn(t) = 1 if
t ∈ [tα(n) + Cα(n), tα(n) + Cα(n)+
min{Cβ(n), Tα(n)− Cα(n)}] .
(28)
According to (23) and (28), the processor utilization during
[tα(n), tα(n+ 1)] is
Φn(t) = 1 if
t ∈ [tα(n), tα(n) + Cα(n) +R(n)]
⋃
[tα(n) + Cα(n),
tα(n) + Cα(n) + min{Cβ(n), Tα(n)− Cα(n)}] .
(29)
Case 1.2: If the phase variable z(n) satisfies
z(n) ≥ Tα(n) (30)
which implies that the y(n)-th instance of τβ is requested
within [tα(n) + Cα(n), tα(n + 1)] , as shown in the right
picture of Fig. 2.
The arguments for the {y(n) − 1}th instance of τβ still
holds. Hence
Φn(t) = 1 if t ∈ [tα(n), tα(n) + Cα(n) +R(n)] . (31)
The execution of the y(n)-th instance of τβ will start from
tα(n) + z(n). The finishing time of the y(n)-th instance of
τβ within [tα(n), tα(n+ 1)] have two possibilities. Using the
similar method for (28), we can show that the execution time
of the y(n)-th instance of τβ during [tα(n), tα(n+ 1)] is
Φn(t) = 1 if
t ∈ [tα(n) + z(n), tα(n) + z(n)+
min{Cβ(y(n)), Tα(n)− z(n)}] .
(32)
According to (31) and (32), we know that the processor
utilization during [tα(n), tα(n+ 1)] is
Φn(t) = 1 if
t ∈ [tα(n), tα(n) + Cα(n) +R(n)]
⋃
[tα(n) + z(n),
tα(n) + z(n) + min{Cβ(y(n)), Tα(n)− z(n)}] .
(33)
As a summary, a conclusion can be drawn from (29) and
(33) that during [tα(n), tα(n+ 1)], the processor state is
Φn(t) = 1 if
t ∈ [tα(n), tα(n) + Cα(n) +R(n)]
⋃
[tα(n)+
max{Cα(n), z(n)}, tα(n) + max{Cα(n), z(n)}
+min{Cβ(y(n)), Tα(n)−max{Cα(n), z(n)}}] .
(34)
Case 2 This describes the mode when the phase variable
z(n) satisfies
z(n) ≥ Tα(n). (35)
which implies that the y(n)-th instance of τβ is requested after
tα(n+ 1), as shown in Fig. 2.
In Fig. 2, only the {y(n) − 1}-th instance of τβ and the
n-th instance of τα will affect the processor state within
[tα(n), tα(n + 1)]. In this case, the {y(n) − 1}-th instance
of τβ is the last instance of τβ requested before tα(n). Thus,
the execution of the {y(n)−1}-th instance of τβ and the n-th
instance of τα will take up the time
R(n) + Cα(n)
which implies that the processor state during [tα(n), tα(n+1)]
is
Φn(t) = 1 if t ∈ [tα(n), tα(n) + Cα(n) +R(n)] . (36)
According to (34) and (36), the processor utilization within
each request interval of τα are depicted in Fig. 3.
Fig. 3. Processor Utilization Waveform within [tα(n), tα(n + 1)]
VI. MODEL FOR MULTIPLE TASKS
In Section IV and V, we derive the processor utilization
waveform of two tasks from a dynamic scheduling model.
In this section, we develop a recursive algorithm to extend
the modeling effort from two tasks to multiple tasks. Suppose
τ1, ..., τN are schedulable. The processor utilization waveform
of τ1, ..., τN can also be derived recursively in the following
ways
1) Initialization: In the first recursion, we use τα to denote
τ1 and τβ to denote τ2. Then, we derive the processor
utilization waveform of τα and τβ according to (34) and
(36), and model the waveform into a single task τcmb.
2) Iteration: In the n-th iteration (2 ≤ n ≤ N − 2), we
use τα to denote the τcmb derived from the (n − 1)-
th iteration and τβ to denote τn+1. Then, we model the
processor utilization waveform of τα and τβ into a single
task τcmb.
3) Result: In the {N − 1}-th iteration, the processor uti-
lization waveform of τα and τβ is actually the processor
utilization waveform of τ1, ..., τN
7As we can see, the scheduling of multiple tasks are treated
recursively as the scheduling of two tasks. There are two
challenges in the recursive algorithm. First, we need to model
the processor utilization waveform as a single task τcmb;
second, we need to prove that the Assumption 3.1 and 3.2
are satisfied during each iteration.
First, we show how to characterize τcmb as a single
schedulable task from the processor utilization waveform. The
processor utilization waveform within [tα(n), tα(n+1)] have
two modes. If 0 ≤ z(n) < Tα(n), as illustrated in the upper
figure of Fig. 3, the waveform within [tα(n), tα(n + 1)] is
divided into two segments. Each segment can be viewed as
the execution of one instance of τcmb. The task behaviors of
the first instance is{
Request Interval : max{Cα(n), z(n)}
Computing Time : Cα(n) +R(n)
(37)
and the task behaviors of the second instance is

Request Interval : Tα(n)−max{Cα(n), z(n)}
Computing Time :
min{Cβ(y(n)), Tα(n)−max{Cα(n), z(n)}}
(38)
On the other hand, if z(n) ≥ Tα(n), as illustrated in the
lower figure of Fig. 3, the waveforms within [tα(n), tα(n+1)]
can be viewed as the execution of one instance of τcmb, with
the task behavior being{
Request Interval : Tα(n)
Computing Time : Cα(n) +R(n)
(39)
Next, we use mathematical induction method to prove the
following Proposition.
Proposition 6.1: In each iteration, for any time instant t,
there exists t0 and L such that the maximum request interval
of τα is smaller than the minimal request interval of τβ within
[t0, t0 + L].
Proof: In the first iteration, τα denotes τ1 and τβ denotes
τ2. According to Assumption 3.1 and Assumption 3.2, the
Proposition 6.1 holds.
Suppose in the n-th iteration, for any time instant t, there
exists t0 and L such that the maximum request interval of τα
is smaller than the minimum request interval of τβ within
[t0, t0 + L]. τβ denotes τn+1. Since τcmb is derived from
each request interval of τα, the maximum request interval of
τcmb is no larger than the maximum request interval of τα.
According to Assumption 3.1, we know that the maximum
request interval of τn+1 is smaller than the minimum request
interval of τn+2 within [t0, t0 + L]. Therefore, the maximum
request interval of τcmb is smaller than the minimum request
interval of τn+2 within [t0, t0 +L] and Proposition 6.1 in the
{n+ 1}-th iteration holds.
VII. SIMULATIONS
In this section, we verify the dynamic scheduling model by
comparing task scheduling waveforms with those generated by
TrueTime. Then, we simulate the scheduling and the battery
models together to predict remaining battery capacity.
A. Scheduling model verification
Consider the following scenario:
1) Initially, two periodic tasks τ1 and τ2 are running on a
single processor, with the following parameters: C1 =
0.2min, T1 = 1min C2 = 0.3min, T1 = 1.5min. τ1
starts at the time 0 while τ2 starts at the time 0.3min;
2) An aperiodic task τ3 arrives at 50min and another
aperiodic task τ4 arrives at 50.6min. Both τ3 and τ4
will stop after 57.1min. Within [50.6, 57.1], τ3 and τ4
have the following characteristics T3(1) = 1.6min,
C3(1) = 0.5min, T3(2) = 2min, C3(2) = 0.6min,
T3(3) = 1.7min, C3(3) = 0.2min, T3(4) = 1.8min,
C3(4) = 0.4min, T4(1) = 2.5min, C4(1) = 0.1min,
T4(2) = 3min, C4(2) = 0.4min, T4(3) = 1min,
C4(3) = 0.3min.
3) At time 110min, τ2 stops. Another periodic task τ5 ar-
rives at 111.3min, with T5 = 1.2min and C5 = 0.4min.
4) A aperiodic task τ6 arrives at time 113min and dis-
appears after 120min. Within [113, 120], τ6 has the
following characteristics T6(1) = 4min, T6(2) = 3min,
C6(1) = 0.6min, C6(2) = 0.3min.
We are interested in the state of processor within [50, 57.1]
and [110, 120]. The waveforms shown in Fig.4 and Fig.5 are
consistent with those generated by Truetime. However, by
using truetime, we have to initialize system whenever new
tasks arrive and to simulate from the beginning.
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Fig. 4. The State of Processor within [50, 57.1]
As we can see in Fig.4 and 5, the value of a task will jump
from 0 to 1 when it begins to execute. Then, the value of this
task might go through several transitions between 1 and 0.5
during the execution period. Finally, the value of this task will
fall back to 0 once the execution is finished.
B. SPSB simulation
Fig. 6 shows the variation of battery capacity depending on
processor status. When processor is busy, i.e. Φ(t) = 1, the
battery capacity loss keeps increasing. When processor is free,
i.e. Φ(t) = 0, the battery capacity loss begins to decrease due
to the recovery effect.
We simulate a battery same as that in [22], which has the
parameters α = 40375 and β = 0.273. We assume that the
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Fig. 5. The State of Processor within [110, 120]
current drawn by the processor when it is busy is I = 200
mA and the current vanishes when the processor is free.
Fig. 6 shows the state of battery within two time windows
[50, 57.1] and [110, 120]. According to Assumption 3.1 and
3.2, we know that the state of the battery within its whole life
period can be monitored by properly shifting the finite time
window.
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Fig. 6. Simulating the hybrid model within [50 57.1]
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Fig. 7. Simulating the hybrid model within [110 120]
VIII. CONCLUSIONS
In this paper, we have established analytical models for
the behaviors of multiple aperiodic tasks scheduled on a
single processor supported by a single battery. We assume
that the tasks are scheduled under a RMS like algorithm
that assigns priority of tasks based on information within a
finite time window. Our model is presented using a set of
nonlinear difference equations that describe the task behaviors
together with continuous differential equations that describe
battery discharge behavior. One may find that these equations
can be studied as a hybrid system. It can be perceived that
through our modeling effort, battery behavior and scheduled
task behaviors can now be studied jointly within the same
theoretical framework. This fact is well aligned with the goals
of cyber physical systems theory.
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